


Whiskey Lake - U (BGA1528)



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

Voltage Rails

POWER STATES


Voltage	Description	Control Signal	SLP_S5#	SLP_S4#	SLP_S3#
PWR_SRC	AC ADAPTER OR BATTERY IN		H	H	H
+5VALW	5.0V always on power rail	PWR_SRC	L	L	L
+3VALW	3.3V always on power rail	PWR_SRC	L	L	L
+5VSUS	5.0V power rail	SUS_ON	L	L	L
+3VSUS	3.3V power rail	SUS_ON	L	L	L
+1_8VSUS	1.8V power rail	3V5VSUSPWRGD	L	L	L
+1_05VSUS	1.05V power rail	1_8VSUSPWRGD	L	L	L
+2_5MEM_VPP	2.5V power rail DDR (off in S4-S5)	DIMM_ON_VPP	H	L	L
+VCCST	1.05V power rail CPU (off in S4-S5)	DIMM_ON_VPP	H	L	L
+VCCPLL	1.05V power rail CPU (off in S4-S5)	+VCCST	H	L	L
+1_2VDIMM	1.2V power rail DDR (off in S4-S5)	DIMM_ON_VDDQ	H	L	L
+VDDQC	1.2V power rail CPU DRAM (off in S4-S5)	+1_2VDIMM	H	L	L
+VCCPLL_OC	1.2V power rail CPU (off in S4-S5)	+1_2VDIMM	H	L	L
+5VRUN	5.0V switched power rail (off in S3-S5)	RUND	H	H	L
+3VRUN	3.3V switched power rail (off in S3-S5 / M0)	RUND	H	H	L
+1_8VRUN	1.8V power rail AUDIO (off in S3-S5)	RUND	H	H	L
+VCC_IO	1.05V rail for Processor & PCH (off in S3-S5)	RUND	H	H	L
+VCCSTG	1.05V power rail CPU (off in S3-S5)	+VCC_IO	H	H	L
+0_6VTT_RUN	0.6V DDR Termination voltage (off in S3-S5)	DDR_VTT_CTRL	H	H	L
+VCC_SA	0.55V to 1.15V Voltage for Processor	VR_ON	H	H	L
+VCC_CORE	0.55V to 1.5V Voltage for Processor	VR_ON	H	H	L
+VCC_GT	0.55V to 1.52V Core Voltage for Processor	VR_ON	H	H	L

Note: WHEN AC MODE, System turn on then +*VSUS will always keep high

S4(Suspend to Disk)

S3(Suspend to RAM)

S0(Full ON)

 MICRO-STAR INT'L CO.,LTD.

Title

PLATFORM

Size Custom

Document Number

MS-14B3

Rev

0A

Date: Friday, November 16, 2018Sheet 2 of 57

Reference 16S1

Port B
HDMI
DDI1

<17> HDMI1_TX2_DN
<17> HDMI1_TX2_DP
<17> HDMI1_TX1_DN
<17> HDMI1_TX1_DP
<17> HDMI1_TX0_DN
<17> HDMI1_TX0_DP
<17> HDMI1_CLK_DN
<17> HDMI1_CLK_DP

AL5
AL6
AJ5
AJ6
AF6
AF5
AE5
AE6

CPU1A
DDI1_TXN_0
DDI1_TXP_0
DDI1_TXN_1
DDI1_TXP_1
DDI1_TXN_2
DDI1_TXP_2
DDI1_TXN_3
DDI1_TXP_3

EDP_TXN_0
EDP_TXP_0
EDP_TXN_1
EDP_TXP_1
EDP_TXN_2
EDP_TXP_2
EDP_TXN_3
EDP_TXP_3

AG4 EDP_TX0_DN
AG3 EDP_TX0_DP
AG2 EDP_TX1_DN
AG1 EDP_TX1_DP
AJ4
AJ3
AJ2
AJ1

EDP_TX0_DN <16>
EDP_TX0_DP <16>
EDP_TX1_DN <16>
EDP_TX1_DP <16>

Port A
eDP
DDI0

AG4
AC3
AC1
AC2
AE4
AE3
AE1
AE2
Remove DDI2 #2018.08.28

DDI2_TXN_0
DDI2_TXP_0
DDI2_TXN_1
DDI2_TXP_1
DDI2_TXN_2
DDI2_TXP_2
DDI2_TXN_3
DDI2_TXP_3

EDP_AUX
EDP_AUX_P
DISP_UTILS

AH4 EDP_AUX_DN
AH3 EDP_AUX_DP
AM7 EDP_DISP_UTIL

EDP_AUX_DN <16>
EDP_AUX_DP <16>
TPJNC47

Port C

DDI1_AUX
DDI1_AUX_P
DDI2_AUX
DDI2_AUX_P
DDI3_AUX
DDI3_AUX_P

AC7
AC6
AD4
AD3
AG7
AG6

Remove DDI2 #2018.08.08

GPP_E13/DDPB_HPD0/DISP_MISC0
GPP_E14/DDPC_HPD1/DISP_MISC1
GPP_E15/DPPD_HPD2/DISP_MISC2
GPP_E16/DPPE_HPD3/DISP_MISC3
GPP_E17/EDP_HPD/DISP_MISC4

EDP_BKLTEN
EDP_VDDEN
EDP_BKLTCTL

CN6
CM6
CP7
CP6
CM7

<<HDMI HPD <17> Internal pull-down with 130k ohm
Remove DP_HDP #2018.08.28
KBSMI# <18> KBSMI#/SCI#
KBSCI# <18> Follow MS-N1131
EDP_HPD <16>

CK11
CG11
CH11

EDP_BKLT_EN <18>
EDP_VDDEN <16>
EDP_BKLTCTL <16>

+VCC_IO

R359

24.9R1%0402

DISP_RCOMP

AM6
DISP_RCOMP

<17> DDI1_CTRL_CLK
<17> DDI1_CTRL_DATA

Pull up on level shift page

CC8
CC9

GPP_E18/DPPB_CTRLCLK/CNV_BT_HOST_WAKE#
GPP_E19/DPPB_CTRLDATA

Port B
Port C

CH4
CH3

GPP_E20/DPPC_CTRLCLK
GPP_E21/DPPC_CTRLDATA

CP4
CN4
CR26
CP26

GPP_E22/DPPD_CTRLCLK
GPP_E23/DPPD_CTRLDATA
GPP_H16/DDPF_CTRLCLK
GPP_H17/DDPF_CTRLDATA

WHL-i7-8565U
A0D-8565U05-I06

1 of 20

CPU6

CPU

X_WHL-U_i7-8565U
A0D-8565U05-I06

CPU2
CPU

X_WHL-U_i5-8265U

OAC-13G3001-I06

CPU3
CPU

X_WHL-U_i7-8565U

OAD-13G3001-I06


CPU5
CPU

X_WHL-U_i3-8145U


OAB-13M1001-I06


CPU4
CPU
INTERPOSER

X_WHISKEY LAKE,CPU INTERPOSER
OS1-16S1001-I06

			MICRO-STAR INT'L CO.,LTD.		
Title Whiskey lake U(EDP,DDI)					
Size Custom	Document Number MS-14B3				Rev 0A
Date:	Friday, November 16, 2018		Sheet	3	of 57

SODIMM_B



**MICRO-STAR INT'L CO.,LTD.**

Title

Whiskey lake (DDR4)CHB

Size Custom

Document Number

MS-14B3


Date: Friday, November 16, 2018


Sheet 5 of 57


Rev 0A

DDR4 SODIMM Interleave (IL)





Follow 14B1 to change location for placement #2018.08.22




		MICRO-STAR INT'L CO.,LTD.	
Title			
DDR4 SODIMM_A			
Size	Document Number	Rev	
Custom	MS-14B3	0A	
Date:	Friday, November 16, 2018	Sheet	6 of 57




Reference 16S1






Change to 14B3 configuration #2018.08.28





Reference 16S1



ZRB18AR60G476ME01L
ZRB18AR60J226ME01L

4x47 uf 0603
15x22 uf 0603

+VCC_GT

31A

CPU1M

WHL_QSCFL/WHL_ES1_CN1_U

A5 VCCGT_1
A6 VCCGT_2
A8 VCCGT_3
A11 VCCGT_4
A12 VCCGT_5
A14 VCCGT_6
A15 VCCGT_7
A17 VCCGT_8
A18 VCCGT_9
A20 VCCGT_10
B3 VCCGT_11
B4 VCCGT_12
B6 VCCGT_13
B8 VCCGT_14
B11 VCCGT_15
B14 VCCGT_16
B17 VCCGT_17
B20 VCCGT_18
C2 VCCGT_19
C3 VCCGT_20
C6 VCCGT_21
C7 VCCGT_22
C8 VCCGT_23
C11 VCCGT_24
C12 VCCGT_25
C14 VCCGT_26
C15 VCCGT_27
C17 VCCGT_28
C18 VCCGT_29
C20 VCCGT_30
D4 VCCGT_31
D7 VCCGT_32
D11 VCCGT_33
D12 VCCGT_34
D14 VCCGT_35
D15 VCCGT_36
D17 VCCGT_37
D18 VCCGT_38
D20 VCCGT_39
E4 VCCGT_40
F5 VCCGT_41
F6 VCCGT_42
F7 VCCGT_43
F8 VCCGT_44
F11 VCCGT_45
F14 VCCGT_46
F17 VCCGT_47
F20 VCCGT_48
G11 VCCGT_49
G12 VCCGT_50
G14 VCCGT_51
G15 VCCGT_52
G17 VCCGT_53
G18 VCCGT_54
G20 VCCGT_55
H5 VCCGT_56
H6 VCCGT_57
H7 VCCGT_58
H8 VCCGT_59
H11 VCCGT_0

WHL-I7-8569U# 20
A0D-8565U05-I06


VCCOPC/VCCOPC_1P8 - VCCOEPIO for U43e only
CPU10

WHL_QSCFL_UWHL_ES1_CN1_U23/WHL_QSCFL_UWHL_ES1_CN1_U22

K12 RSVD_25/VCC_OPC_1/RSVD_25
K14 RSVD_26/VCC_OPC_2/RSVD_26
K15 RSVD_27/VCC_OPC_3/RSVD_27
K17 RSVD_28/VCC_OPC_4/RSVD_28
K18 RSVD_29/VCC_OPC_5/RSVD_29
L25 RSVD_30/VCC_OPC_6/RSVD_30
M24 RSVD_31/VCC_OPC_7/RSVD_31
M26 RSVD_32/VCC_OPC_8/RSVD_32
P24 RSVD_33/VCC_OPC_9/RSVD_23
P28 RSVD_34/VCC_OPC_10/RSVD_34
R25 RSVD_35/VCC_OPC_11/RSVD_35
R26 RSVD_36/VCC_OPC_12/RSVD_36
R28 RSVD_37/VCC_OPC_13/RSVD_37
V24 RSVD_38/VCC_OPC_14/RSVD_38
V25 RSVD_21/VCC_OPC_1P8_3/RSVD_21
W25 RSVD_22/VCC_OPC_1P8_4/RSVD_22
Y25 RSVD_23/VCC_OPC_1P8_1/RSVD_23
Y26 RSVD_24/VCC_OPC_1P8_2/RSVD_24
G1 RSVD_47
G1 RSVD_48
C34 RSVD_49/VSS_435/RSVD_49
G1 RSVD_50/VSS_436/RSVD_50
A34 RSVD_51/VSS_437/RSVD_51
B35 RSVD_52/RSVD_TP/RSVD_52
AJ27 RSVD_53/RSVD_TP/RSVD_53
AH26 RSVD_54/MSM#/RSVD_54
L5 RSVD_55/ZVM#/RSVD_55
RSVD_59/OPCE_RCOMP/RSVD_59

15 of 20

WHL-I7-8565U
A0D-8565U05-I06



All O package pinout is RSVD in WHL

ZRB15XR60J106ME12D

Reference 16S1

+VCC_GT

15x10 uf 0402

+VCC_GT

11x1 uf 0201

H12 VCCGT_60
H14 VCCGT_61
H15 VCCGT_62
H17 VCCGT_63
H18 VCCGT_64
H20 VCCGT_65
J7 VCCGT_66
J8 VCCGT_67
J11 VCCGT_68
J14 VCCGT_69
J17 VCCGT_70
J20 VCCGT_71
K2 VCCGT_72
K11 VCCGT_73
L7 VCCGT_74
L8 VCCGT_75
L10 VCCGT_76
M9 VCCGT_77
N7 VCCGT_78
N8 VCCGT_79
N9 VCCGT_80
N10 VCCGT_81
P2 VCCGT_82
P8 VCCGT_83
R9 VCCGT_84
T8 VCCGT_85
T9 VCCGT_86
U8 VCCGT_87
U10 VCCGT_88
V9 VCCGT_89
W8 VCCGT_90
W9 VCCGT_91
W9 VCCGT_92
AA9 VCCGT_93
AB2 VCCGT_94
AB8 VCCGT_95
AB9 VCCGT_96
AB10 VCCGT_97
AC8 VCCGT_98
AD9 VCCGT_99
AE8 VCCGT_100
AE9 VCCGT_101
AF2 VCCGT_102
AF8 VCCGT_103
AF10 VCCGT_104
AG8 VCCGT_105
AG9 VCCGT_106
AH9 VCCGT_107
AJ8 VCCGT_108
AJ10 VCCGT_109
AK2 VCCGT_110
AK9 VCCGT_111
AL8 VCCGT_112
AL9 VCCGT_113
AL10 VCCGT_114
AM8 VCCGT_115
V2 VCCGT_116
Y8 VCCGT_117
Y10 VCCGT_118
Y10 VCCGT_119

VCCGT_SENSE
VSSGT_SENSE

+VCC_GT

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53

100R1%0402

R58

100R1%0402

R53


100R1%0402

+VCC_CORE
PWR short to Vcore for WHL ES2 Pin out
Cap close to Pin out

Refer to PDG 575412 Table 11-6


Domain	Primary side cap	Secondary Side cap
VCCGT	15x22uF 0603 4x47uF 0805	11x1uF 0201 15x10uF 0402


GT_SENSE <48>
GT_GSENSE <48>




MICRO-STAR INT'L CO.,LTD.		
Title Whiskey lake U (GT POWER)		
Size Custom	Document Number MS-14B3	Rev 0A
Date: Friday, November 16, 2018	Sheet 13	of 57

Reference 16S1





Reference 16S1

**MICRO-STAR INT'L CO.,LTD.**

Title

Whiskey lake U (GND)

Size

Document Number

Custom

MS-14B3

Rev

0A

Date

Friday, November 16, 2018

Sheet


15

of

57

Check cable arrange with ME

eDP





<Table 6. Pin Assignments for the Interface Connector>

Terminal	Symbol	Functions
Pin No.	Symbol	Description
1	CABC_Enable	CABC (not enable)
2	H_GND	Ground
3	LAN1_N	Complement Signal Link_Lane1
4	LAN1_P	True Signal Link_Lane1
5	H_GND	Ground
6	LAN0_N	Complement Signal Link_Lane0
7	LAN0_P	True Signal Link_Lane0
8	H_GND	High Speed Ground
9	AUXP	True Signal Link_Auxiliary Channel
10	AUXN	Complement Signal Link_Auxiliary Channel
11	H_GND	Ground
12	LCD_VCC	Power Supply +3.3V (typ.)
13	LCD_VCC	Power Supply +3.3V (typ.)
14	BIST	Panel self test enable
15	H_GND	Ground
16	H_GND	Ground
17	HPD	HPD(Hot Plug Detect) Signal Pin
18	BL_GND	High Speed Ground
19	BL_GND	High Speed Ground
20	BL_GND	High Speed Ground
21	BL_GND	High Speed Ground
22	BL_EN	Backlight on/off Control pin
23	BL_PWM	Back light PWM Dimming
24	Hsync	Line synchronization
25	NC	No connection
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC	No connection



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for ML1+)	
4	NC	No Connection (Reserved for ML1+)	
5	H_GND	High Speed Ground	
6	ML0+	Complement Signal-Lane 0	
7	ML0+	True Signal-Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for INNOLUX test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	LED Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for Hsync signal)	
25	NC	No Connection (Reserved for INNOLUX test)	
26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for INNOLUX test)	



HDMI Level Shifter





DDC I2C buffer offset select
H:Offset 1
L:Offset 2
H:Offset 3



DDC Buffer enabled
L:DDC Buffer disabled

HPD_SOURCE Logic and Level Select
H:HPD Inversion HPD_SOURCE VOH = 0.9V
L:HPD non-inversion HPD_SOURCE VOH = 3.2V

HDMI Connector




EMI Close Connector



Delete EL4-7(L12-9008100-105) for Layout. 20171024A

msi MICRO-STAR INT'L CO.,LTD.			
Title			
HDMI Level Shifter SN75DP139			
Size	Document Number	Rev	
Custom	MS-14B3	0A	
Date:	Friday, November 16, 2018	Sheet	17 of 57



PCIE 1 x 4 Reversal / SATA







Table 10] Signal Assignments

Pin#	Assignment	Description	Pin#	Assignment	Description
1	GND	Return current path	2	3.3V	3.3V source
3	GND	Return current path	4	3.3V	3.3V source
5	PETn3	PCIe TX	6	N/C	N/C
7	PETp3	PCIe TX	8	N/C	N/C
9	GND	Return current path	10	LED1 ¹¹	Device Active Signal (Refer to [Table 11])
11	PERn3	PCIe Rx	12	3.3V	3.3V source
13	PERp3	PCIe Rx	14	3.3V	3.3V source
15	GND	Return current path	16	3.3V	3.3V source
17	PETn2	PCIe TX	18	3.3V	3.3V source
19	PETp2	PCIe TX	20	N/C	N/C
21	GND	Return current path	22	N/C	N/C
23	PERn2	PCIe Rx	24	N/C	N/C
25	PERp2	PCIe Rx	26	N/C	N/C
27	GND	Return current path	28	N/C	N/C
29	PETn1	PCIe TX	30	N/C	N/C
31	PETp1	PCIe TX	32	N/C	N/C
33	GND	Return current path	34	N/C	N/C
35	PERn1	PCIe Rx	36	N/C	N/C
37	PERp1	PCIe Rx	38	N/C	N/C
39	GND	Return current path	40	N/C	N/C
41	PETn0	PCIe TX	42	N/C	N/C
43	PETp0	PCIe TX	44	N/C	N/C
45	GND	Return current path	46	N/C	N/C
47	PERn0	PCIe Rx	48	N/C	N/C
49	PERp0	PCIe Rx	50	PERST#	PCIe Reset
51	GND	Return current path	52	CLKREQ#	PCIe Device Clock Request
53	REFCLKN	PCIe Reference Clock	54	PEWake#	N/C
55	REFCLKP	PCIe Reference Clock	56	N/C	N/C
57	GND	Return current path	58	Reserved for MFG_CLOCK	N/C
67	N/C	N/C	68	SUSCLK	N/C
69	PEDET	N/C	70	3.3V	3.3V source
71	GND	Return current path	72	3.3V	3.3V source
73	GND	Return current path	74	3.3V	3.3V source
75	GND	Return current path			



74	3.3V	GND	75
72	3.3V	GND	73
70	3.3V	GND	71
68	SUSCLK(32kHz) (O)(0/3.3V)	PEDET (NC-PCIe/GND-SATA)	69
		N/C	67
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
58	N/C	GND	57
56	N/C	REFCLKP	55
54	PEWake# (IO)(0/3.3V) or N/C	REFCLKN	53
52	CLKREQ# (IO)(0/3.3V) or N/C	GND	51
50	PERST# (O)(0/3.3V) or N/C	PETp0/SATA-A+	49
48	N/C	PETn0/SATA-A-	47
46	N/C	GND	45
44	N/C	PERp0/SATA-B-	43
42	N/C	PERn0/SATA-B+	41
40	N/C	GND	39
38	DEVSLP (O)(0/3.3V)	PETp1	37
36	N/C	PETn1	35
34	N/C	GND	33
32	N/C	PERp1	31
30	N/C	PERn1	29
28	N/C	GND	27
26	N/C	PETp2	25
24	N/C	PETn2	23
22	N/C	GND	21
20	N/C	PERp2	19
18	3.3V	PERn2	17
16	3.3V	GND	15
14	3.3V	PETp3	13
12	3.3V	PETn3	11
10	DAS/DSS# (I)(OD)	GND	9
8	N/C	PERp3	7
6	N/C	PERn3	5
4	3.3V	GND	3
2	3.3V	GND	1



SSD STAND OFF



Add UME29 P/N:E2B-16K1010-A89 Footprint:H_R201D118_PT for MB.20171014 Change UME29 footprint to H_R201D118_PT_N for Layout. 20171030



PCIe	PERp0, PERn0/ PETp0, PETn0 PERp1, PERn1/ PETp1, PETn1 PERp2, PERn2/ PETp2, PETn2 PERp3, PERn3/ PETp3, PETn3	I/O	PCIe TX/RX. Differential signals defined by the PCIe 3.0 specification	
	REFCLK+/ REFCLK-	I	PCIe Reference Clock signals (100 MHz) defined by the PCIe 3.0 specification	
	PERST#	O	PE-Reset is a functional reset to the card as defined by the PCIe Mini Card CEM specification	3.3V
	CLKREQ#	I/O	Clock Request is a reference clock request signal as defined by the PCIe Mini Card CEM specification; Also used by L1 PM Substates	3.3V
	WAKE#/OBFF	I/O	PCIe PME Wake. Open Drain with pull up on platform; Active Low	3.3V

msi MICRO-STAR INT'L CO.,LTD.			
Title M.2 KEY-M Combo SSD			
Size	Document	Number	Rev
Custom	MS-14B3		0A
Date:	Friday, November 16, 2018	Sheet	19 of 57



GEN1 and GEN2 = 75 to 200nF; 100nF is normal value
GEN3 = 176 to 265nF; 220nF is normal value


Port7 : PCI-E WLAN Gen2



MEC1

MEC2

SLOT-NGFFCARD67P_BLACK-HF-42
N15-0670520-L41
SLOT-NGFFCARD67_H2_15




MEC1

MEC2

Follow PDG add 10uF+0.1uF+0.01uF #2018.08.30


SUSCLK (Pin.50)
PCIe Module(Cyclone Peak) & CNVi GEN1 (Jefferson Peak2) should be unsatff R307
CNVi GEN2 (Harrison Peak) should be satff R307
Staff R320 for PCIe module #2018.09.27
Staff C673/330P P/N:C11-3311812-M09. 20171207

Add resistor for CNVi (Default)#2018.08.24
Change R5344 from 0805 to 1206 for CNVi GEN2 (2A) #2018.08.28
R306 0R1206 Change to +3V_WLAN #2018.09.03



Stuff U36 and unstuff R313 for PCIe module #2018.09.27

Reserve CAP for EMI. 20171014



When a RF companion chip is connected to the PCH CNVi interface, the device internal pulldown resistor will pull the strap load to enable CNVi interface.


GPP_F6


An external pull-up or pull-down is required.
0 = Integrated CNVi enable.
1 = Integrated CNVi disable.

GPP_H21

High = 24MHz

This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH.
0 = 38.4 XTAL frequency selected. (Default)
1 = 24MHz XTAL frequency selected.

		MICRO-STAR INT'L CO.,LTD.	
Title			
M.2 KEY-E WLAN(9260/CNVi)			
Size	Document Number		Rev
Custom	MS-14B3		0A
Date:	Friday, November 16, 2018	Sheet	20 of 57



XD	CD#	SD	WP	MS	CLK
SP1	XD RDY	SD WP	MS CLK		
SP2	XD RE#	SD D1	MS INS#		
SP3	XD CE#	SD D0	MS D7		
SP4	XD CLE	SD D7	MS D3		
SP5	XD ALE	SD CD#	MS D6		
SP6	XD WE#	SD D6	MS D2		
SP7	XD WP	SD D5	MS D0		
SP8	XD D0	SD D4	MS D4		
SP9	XD D1	SD D3	MS D1		
SP10	XD D2	SD D2	MS D5		
SP11	XD D3	SD D1	MS BS		
SP12	XD D4	SD D0			
SP13	XD D5	SD D7			
SP14	XD D6	SD D6			
	XD D7	SD D5			


For EMI and Close to RTS5170

SP1	0R1%0402	R280	SD_WP	EC24	X C10p50N0402
SP3	0R1%0402	R281	SD_D1	EC25	C15p50N0402
SP4	0R1%0402	R282	SD_D0	EC26	C15p50N0402
SP6	0R1%0402	R273	SD_CD#	EC23	X C10p50N0402
SP8	0R1%0402	R269	SD_CLK	EC22	C15p50N0402
SP10	0R1%0402	R266	SD_CMD	EC20	X C10p50N0402
SP12	0R1%0402	R257	SD_D3	EC19	C15p50N0402
SP13	0R1%0402	R256	SD_D2	EC18	C15p50N0402

Stuff EC61-64, EC67/15pF(C11-1501012-S02) for SA. 20171221

Pin Define

Connector	Specifications	Specifications	Name	Type	SD Mode
PinNo.	SD4.0 PinNo.	MMC PinNo.			Description
P1			WP		
P2	P8		DAT1	I/O/PP	Data Line[Bit 1]
P3	P7	P7	DAT0	I/O/PP	Data Line[Bit 0]
P4	P17		—		Not Used(Connected to ground)
P5	P6	P6	VSS2	S	Supply voltage ground
P6	P16		—		Not Used
P7	P5	P5	CLK	I	Clock
P8	P15		—		Not Used
P9	P4	P4	VDD	S	Supply voltage
P10	P14		—		Not Used
P11	P3	P3	VSS1	S	Supply voltage ground
P12			CD		
P13	P13		—		Not Used(Connected to ground)
P14	P2	P2	CMD	PP	Command/Response
P15	P12		—		Not Used
P16	P1	P1	CD/DAT3	I/O/PP	Card Detect/ Data Line[Bit 3]
P17	P11		—		Not Used
P18	P9		DAT2	I/O/PP	Data Line[Bit 2]
P19	P10		—		Not Used(Connected to ground)
P20			GND		
P21			GND		
P22			GND		
P23			GND		
P24			GND		




MICRO-STAR INT'L CO.,LTD.

Card Reader (RTS5170)

Size Document Number Custom **MS-14B3** Rev **0A**




Date: Friday, November 16, 2018 Sheet 22 of 57



PP (Physical Presence) :
The TPM 2.0 device does not use this
functionality




0B. Add TPM BOM control table for ODM & OBM #2018.11.13

	ODM	OBM
U28	X	V
R R285 R286 R287 R288 R289 R252	X	V
C C197 C198 C199 C232	X	V





Change USB2N_TYPEA1_L, USB2P_TYPEA1_L from N53-09M1071-AF2 to N53-09M1071-AF2 for ME. 20171012


U9 change USB_EN to USB_IPOD_EN for IP0D charger by EC request #2018.09.21



BC 1.2



Correct USB1,USB2 P/N from N53-09M1041-AF2 to N53-09M1071-AF2 for ME. 20171012




Correct USB1,USB2 P/N from N53-09M1041-AF2 to N53-09M1071-AF2 for ME. 20171012

OB. Add Ipod charger BOM control table for OEM & OBM #2018.11.13

	ODM	OBM
U7	V	X
R375	X	V
R376	X	V

USB3.0 TYPE-C Port 3 Redriver TOP




TUSB1002A

Table 1. 4-Level Control Pin Settings

LEVEL	SETTINGS
0	Option 1: Tie 1 KΩ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 KΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 KΩ 5% to Vcc. Option 2: Tie directly to Vcc.

Table 2. EQ Configuration Options for 1200mV Linearity 0 dB DC Gain Setting

EQ SETTING #	CH1_EQ2 PIN LEVEL	CH1_EQ1 PIN LEVEL	EQ GAIN at 2.5GHz / 5 GHz (dB)
1	0	0	1.0 / 3.6
2	0	R	2.1 / 5.5
3	0	F	3.0 / 6.8
4	0	1	4.0 / 8.1
5	R	0	4.6 / 9.0
6	R	R	5.5 / 10.0
7	R	F	6.2 / 10.8
8	R	1	6.9 / 11.6
9	F	0	7.3 / 11.9
10	F	R	7.9 / 12.6
11	F	F	8.4 / 13.1
12	F	1	9.0 / 13.7
13	1	0	9.4 / 14.1
14	1	R	9.9 / 14.6
15	1	F	10.3 / 14.9
16	1	1	10.7 / 15.3





2018.07.04 DCBST: When asserted low, DC Gain levels in Table 3 are increased by +1dB.
2018.07.17 Change CFG1/CFG2 to 900mV(0,0) by vendor suggest
2018.07.17 Change CH2_EQ[1:2] = 0,0 because TUSB1002A will place closed to connector by vendor suggest
Change USB3.1 Redriver to initial EQ/VOD setting by vendor suggestion #2018.09.14
0B. Change R443 & R212 from 20K ohm to 1K ohm by vendor suggestion #2018.11.02
0B. Stuffed R146 & change R443 to 20K for SA #2018.11.09

Table 3. VOD Linear Range and DC Gain


SETTING #	CFG1 PIN LEVEL	CFG2 PIN LEVEL	CH1 DC GAIN (dB)	CH2 DC GAIN (dB)	CH1 V _{OD} LINEAR RANGE (mVpp)	CH2 V _{OD} LINEAR RANGE (mVpp)
1	0	0	+1	0	900	900
2	0	R	0	+1	900	900
3	0	F	0	0	900	900
4	0	1	+1	+1	900	900
5	R	0	0	0	1000	1000
6	R	R	+1	0	1000	1000
7	R	F	0	-1	1000	1000
8	R	1	+2	+2	1000	1000
9	F	0	-1	-1	1200	1200
10	F	R	+2	+2	1200	1200
11	F	F	0	0	1200	1200
12	F	1	+1	+1	1200	1200
13	1	0	+2	0	1200	1200
14	1	R	0	+2	1200	1200
15	1	F	0	+1	1200	1200
16	1	1	+1	0	1200	1200


USB3.0 TYPE-C Port 3 Redriver BOT




Change USB3.1 Redriver to initial EQ/VOD setting by vendor suggestion #2018.09.14
0B. Stuffed R220 & change R212 to 20K for SA #2018.11.09

BLANK

		MICRO-STAR INT'L CO.,LTD.	
Title			
BLANK			
Size	Document Number		Rev
Custom	MS-14B3		0A
Date:		Friday, November 16, 2018	Sheet 26 of 57




CHG_2	CHG_HI_2	CC
0	0	STD
0	1	STD
1	0	1.5A
1	1	3A



INTEL request 0201 package

Change CON8, CON24 from N53-24M0060-J06 to N53-24M0320-AP2 for MB. 2017.12.12


Fingerprint



J2 Pin Assignments and Definitions

Pin Number	Pin Name	Description
1	VDD	Power Supply
2	VDD	Power Supply
3	USB D-	USB D-
4	USB D+	USB D+
5	GND	Ground
6	GND	Ground

Touchpad




J1 (Host Interface) Pin Assignments and Definitions

Pin Number	Pin Name	Description
1	SMB_CLK	SMbus Clock
2	GND	Ground
3	SMB_DAT	SMbus Data
4	LID Close	Disable when lid is closed ⁽¹⁾
5	VDD	Power Supply
6	PS2_DAT	PS2 Data
7	GND	Ground
8	PS2_CLK	PS2 Clock


(1) Disable Touchpad when lid is closed (system sleep), to prevent from LCD noise coupling to touchpad and cause sensor malfunction

LID




msi MICRO-STAR INT'L CO.,LTD.	
Title Click,FingerPrint,LID	
Size Custom	Document Number MS-14B3
Date: Friday, November 16, 2018	Rev 0A
Sheet 29	of 57



FAN



PIN NO.	LEAD COLOR
1	RED(+)
2	BLUE(PWM)
3	BLACK(-)
4	YELLOW(FG)



Power Bottom



CIRCUIT DIAGRAM

MICRO-STAR INT'L CO.,LTD.

Title

FAN,Power SW

Size

Custom

Document Number

MS-14B3

Rev

0A

Date:

Friday, November 16, 2018


Sheet

30

of



57

Change LED1,LED2,LED3 P/N from D0C-0405800-L05 to D0C-040C300-L05 for ME. 20171117A
Change LED4 P/N from D0C-0405400-L05 to D0C-040J800-L05 for ME. 20171117A



Change charge_LED# pull up to +5VALW #2018.08.09


Change netname from ACPI_LED# to POWER_LED# #2018.08.09




Reserve LED5, R5036 in CFG_UMA sku. 20180424

Change CON26 P/n from N5A-10F0240-A81 to N5A-10F0220-A81 for ME. 20180115
Correct CON26 P/N:N5A-10F0240-A81. 20171212B
Change CON26 from N5A-10F0240-A81 to N5A-10F0220-A81 for ME. 20171212

CON14
N5A-10F0220-A81
FPC_S10_0_5MM_1
FPC10P-TB-0.5PITCH_WHITE-HF




Pin Description							
Pin No.	Name	Pin Type	Function Des.	Pin No.	Name	Pin Type	Function Des.
1	DMIC_CLK	CLK	D-MIC clock	6	EN	Power	EN_3.3V
2	DMIC_DATA	Data	D-MIC data	7	VCC	Power	Cam_5V
3	GND	GND	GND	8	GND	GND	GND
4	MIC_VCC	Power	MIC_3.3V	9	D+	Data	USB_DP
5	NC	NC	NC	10	D-	Data	USB_DM




msi		MICRO-STAR INT'L CO.,LTD.	
Title			
LED / Camera			
Size	Document Number	Rev	
Custom	MS-14B3	0A	
Date:	Friday, November 16, 2018	Sheet	31 of 57

CPU STAND OFF




GPU STAND OFF



Add LABEL1(Y01-RHDMi03-000), LABEL2(G51-N1C041-A09). 20180130




BIOS_LABEL
G51-N1C041-A09




OB.Change PCB P/N to PD0-14B310B-H73 #2018.11.13


Single 40 Ohm




Single 50 Ohm




Single 45 Ohm






Differential 100 ohm



Differential 85 ohm







Differential 80 ohm





Add E2Y-6K21111-Y40 *4, E2Y-X007111-CA7 *2, E2M-4B10711-Y42, E23-1047010-G40 for ME. 20180306

Change MYL9 from E2M-4B10711-Y42 to E2M-4B10711-G40 for ME. 20180330


Add E2Y-X043011-G40 *1, E2P-4B11711-G40 *3 for PM. 20180316




Add E2B-13F2020-A89 *1 for UMA Sku by ME. 20180713




msi MICRO-STAR INT'L CO.,LTD.	
Title ME.EMI	
Size MS-14B3	Document Number
Customer	Rev 10
Date: Friday, November 16, 2018	Sheet 32 of 57



Change to VDD_AON by NV comment #2018.08.30



PEX LANES 15 - 4 ARE DEFEATURED



PEX_RX15

Close GPU


PEX_TERM AF25 PEX_TERM R347 2.49KR1%

N17S-G1-RH
B03-0N17S05-N08
BGA595

N17S-G1(Frame Buffer Interface)

GDD5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3_BA3
CMD2	CMD18	A2_BA0
CMD3	CMD19	A4_BA2
CMD4	CMD20	A5_BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7_A8
CMD7	CMD23	A6_A11
CMD8	CMD24	AB1*
CMD9	CMD25	A12_RFU
CMD10	CMD26	A0_A10
CMD11	CMD27	A1_A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*





N17S-G1-RH
B03-0N17S05-N08
BGA595

N17S-G1_GDDR5 Frame A-1

GDD5 Command Mapping GB2C-64

DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3_BA3
CMD2	CMD18	A2_BA0
CMD3	CMD19	A4_BA2
CMD4	CMD20	A5_BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7_A8
CMD7	CMD23	A6_A11
CMD8	CMD24	ABI*
CMD9	CMD25	A12_RFU
CMD10	CMD26	A0_A10
CMD11	CMD27	A1_A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*



GDDR1

GDDR5


X_SAMSUNG/K4G80325FB-HC25
M12-8032535-S02

GDDR2


GDDR5

X_HYNIX/H5GC8H24AJR-R2C
M12-5GC8HB5-H23

GDDR5 SGRAM, 8G (256Mx32bit)





N17S-G1_GDDR5 Frame A-2




GDD5 Command Mapping GB2C-64



DQ[31:0]	DQ[63:32]	
CMD0	CMD16	CS*
CMD1	CMD17	A3_BA3
CMD2	CMD18	A2_BA0
CMD3	CMD19	A4_BA2
CMD4	CMD20	A5_BA1
CMD5	CMD21	WE*
CMD6	CMD22	A7_A8
CMD7	CMD23	A6_A11
CMD8	CMD24	ABI*
CMD9	CMD25	A12_RFU
CMD10	CMD26	A0_A10
CMD11	CMD27	A1_A9
CMD12	CMD28	RAS*
CMD13	CMD29	RST*
CMD14	CMD30	CKE*
CMD15	CMD31	CAS*



N17S-G1_GDDR5_DECOUPLING



N17S-G1_VBIOS & Straps




ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED3	SOR_EXPOSED2	SOR_EXPOSED1	SOR_EXPOSED0
L	L	L	1:ENABLE	1:ENABLE	1:ENABLE	1:ENABLE
L	L	H	1:ENABLE	1:ENABLE	1:ENABLE	0:DISABLE
L	H	L	1:ENABLE	1:ENABLE	0:DISABLE	1:ENABLE
L	H	H	1:ENABLE	1:ENABLE	0:DISABLE	0:DISABLE
H	H	H	1:ENABLE	0:DISABLE	0:DISABLE	0:DISABLE
H	H	M	0:DISABLE	0:DISABLE	0:DISABLE	0:DISABLE

STRAP 2	STRAP 1	STRAP 0	N17S-G1 3.0G RAM	
L	L	L	0x0 Samsung K4G80325FB-HC28	256M*32
L	L	H	0x1 Microm MT51J2256M32HF-70:A	
L	H	L	0x2 Hynix H5GC8H24MJR-R0C	
H	H	L	0x6 Hynix H5GC4H24AJR-R0C	128M*32
H	H	H	0x7 Samsung K4G41325FE-HC28	
L	L	M	0x8 Microm EDW4032BABG-70-F	

STRAP 2	STRAP 1	STRAP 0	N17S-G2 3.5G RAM	
L	M	L	0x9 MICRON MT51J256M32HF-80:B	256M*32
L	M	H	0xA HYNIX H5GC8H24AJR-R2C	

STRAP 5	STRAP 4	STRAP 3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE	
L	L	L	0	0	0	0	Optimus
L	L	H	0	0	0	1	Discrete
H	L	H	0	1	0	1	Discrete with Gsync



256Mx32	Samsung	K4G80325FB-HC03	B-die	0x0	2500	N/A	Production ready
	Samsung	K4G80325FB-HC28	B-die	0x0	3000	N/A	Substitution allowed with waiver ²






Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 12. N16/GB2B-64 Multi-Level Straps

Strap Pin	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Stuif-49.9 kΩ pull-up to VDD_AON (3.3V).			
STRAP1	Reserved			
STRAP2	Reserved			
STRAP3	Reserved			
STRAP4	Reserved			

N17S-G1_Display IF



15.2 INTERFACE CONFIGURATION, CIRCUITRY, SAMPLE CIRCUITRY


To select different Strap Mode, MULTI_STRAP_REF0_GND pins need to be stuffed accordingly. Table 15-1 provides the necessary connections to set the correct strapping mode for each device.

Table 15-1. Device Specific Strap Mode Selection

All N16x GPUs	
Multi_Strap_Ref0_GND	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 40.2k 1% to GND

N17S-G1_GPIO

Change R427,R429,R439,R404 9/7 from R11-022012-W08 to R11-020212-W08 for 5V1DIA. 20171004



Q20
N17S138L71G_SOT23-3
D03-0013829-005
SOT23SGD_T
N17

GPIO0_N17 R427 0R1%0402 >> GPIO0_NVVD_PWM_VID <51>

Remove N16 co-design portion #2018.08.30

GPIO1_N17 R436 0R1%0402 >> GPIO1_GC6_FB_EN_R

Remove N16 co-design portion #2018.08.30

GPIO2_N17 R414 0R1%0402 >> GPIO2_GPU_EVENT

Remove N16 co-design portion #2018.08.30

GPIO4_N17 R421 0R1%0402 >> GPIO4_GC6_PWR_EN <41>

Remove N16 co-design portion #2018.08.30

Delete R5117, R5118 for Vendor suggestion. 20171106

GPIO6_N17 R402 0R1%0402 >> GPIO6_NVVD_PSW <51>

Remove N16 co-design portion #2018.08.30

Delete R5121, R5122, R4044 for Vendor suggestion. 20171106

GPIO10_N17 R402 0R1%0402 >> GPIO10_MEM_VREF_CTL <35>













Remove N16 co-design portion #2018.08.30

GPIO12_N17 R402 0R1%0402 >> GPIO12_ACIN

Remove N16 co-design portion #2018.08.30

Remove N16 co-design portion #2018.08.30


Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	NVVD_PWM	O	PWM Output To Contral NVVD	0 TO 1V8 PWM Output
GPIO1	GC6M:GC6_FB_EN	O	FB Enable For GC6 2.1	Open Source 10K Pull-Down
GPIO2	GC6M:GC6_EVENT / WAKE	I	GPU Wake Signal For GC6 2.1	10K Pull-Up To 1V8_AON Unless Driven Actively
GPIO3	NVVDPS_PWM(NC)	I/O	PWM Output To Control The NVVDS Power Supply	0 TO 1V8 Output
GPIO4	GC6M:1V8_MAIN_EN	O	GPU Power Sequencing For GC6 2.1	Open Drain 10K Pull-Up To 1V8_AON
GPIO5	FRM_LCK	I	Active Low Frame Lock	Open Drain 10K Pull-Up To 1V8_AON
GPIO6	NVVD_PSI/NVVDPS_PSI	O	Phase Shedding	10K Pull-Up To 1V8_AON To Enable Multiple Phases
GPIO7	LCD_BI_PWM(NC)	O	Panel Backlight Enable	100K pull-down
GPIO8	MEM_VDD_CTL	O	Memory Voltage Control	Pull-Up/Pull-Down To Set The FBVDD/Q Power ON Voltage
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	Open Drain 10K Pull-Up To 1V8_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	LCD_VDD(NC)	O	Panel Power Enable	100K pull-down
GPIO12	PWR_LEVEL	I	AC Power Detect Or Power Supply Overdraw Input	100K Pull-Up To 1V8_AON
GPIO13	LCD_BLEN(NC)	O	LCD Panel Backlight Enable	Panel Backlight Enable
GPIO14	HPD_IPFA(NC)	I	Hot Plug Detect for IFPA	
GPIO15	HPD_IPFB(NC)	I	Hot Plug Detect for IFPB	
GPIO16	GC6M:SYS_PEX_RST_MON	I	System Side PCIe Reset Monitor	10K Pull-Up To 1V8_AON Unless Driven Actively
GPIO17	UNUSED(NC)	I/O		
GPIO18	UNUSED(NC)	I/O		
GPIO19	3D_Vision(NC)	O	3D Vision L/R signal	100K pull-down
GPIO20	GC5_MODE(NC)	I/O		
GPIO21	OC_WARN/HT	I	Over Current Throttling Trigger	10K Pull-Up To 1V8_AON
GPIO22	UNUSED(NC)	I/O		
GPIO23	GC6M:GPU_PEX_RST_HOLD	O	GPU PCIe Self Reset Control	Open Drain 10K Pull-Up To Gated 3V3




N17S-G1_Power Control

Power on = 1V8_AON -> (VDD_MAIN) 1V8_MAIN -> NVVDD+NVVDDS -> PEX_VDD -> FBVDDQ -> DGPUPWRGD
Power down = PEX_VDD/FBVDDQ -> NVVDD+NVVDDS -> 1V8_MAIN -> 1V8_AON


1V8_AON




1V8_AON POWER GOOD



1V8_MAIN POWER GOOD




1V8_MAIN




NVVDD

(3)(4)




PEX_VDD

(4) (2)




FBVDDQ

(5)(5)




FBVDDQ POWER GOOD



DGPU POWER GOOD

(6) (3)








N16S_Power Control








Power on = 3V3_AON -> VDD_MAIN (3V3_MAIN) (3V3_NV) -> NVVDD -> PEX_VDD -> FBVDDQ -> DGPUPWRGD

Remove N16 co-design portion #2018.08.30


Discharge Circuit




N17S-G1_Power & GND




N17 Power Up



N17 Power Down




GC6 2.1



GC6 2.1 Entry/Exit Sequence Timing Diagram

Symbol	Description	Min	Max	Units
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	1V8_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

N16 Power Up



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Figure 3-7. Example of Power-Up Sequencing Order

Note:

- The ramp time for any rail must be more than 40 μs and is recommended to be less than 2ms.
- The ramp up overshoot should not exceed the silicon reliability limit voltage.
- A VDD33 must ramp up to 90% before NVVDD and PEXVDD in sequence can start ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can start ramping up
- No signal should be applied to the GPU before the power rails are fully ramped
- Refer to the JEDEC Memory Specification for memory related power sequencing.

GC6 2.0

18.3.4.3 GC6 2.0 Entry/Exit Timing

The following timing diagram in Figure 18-14 and Table 18-3 describes the GC6 2.0 entry and exit sequence and timing requirements.




Figure 18-14. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 18-3. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

Note:

- ALL Rail PGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.

Optimus






Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# deassertion	0.1	5	ms



Follow 13H1 Reserve RUN_ON Control #2018.08.10

<12,18,46> RUN_ON >> R26 X 0R1%0402

<18,47> DIMM_ON_VPP >> R25 X 0R1%0402

<8,18,45,47> PM_SLP_S4# >> R28 X 0R1%0402

<18,45> 1_2VDIMM_PWRGD >> R513 X 0R1%0402

0B. Add 1_2VDIMM_PWRGD & R513 to control VCCST enable for satisfy tCPU03 & tCPU05. #2018.11.02

+VCCST

voltage(type)=1.05V
design at 0.06A

+VCCST +VCCSTG

R41 X 0R0603


PC71 C1u25X50402-HF



Follow 13H1 +VCC_IO combine with +VCCSTG





+VCCSTG +VCC_IO

R23 X 0R0603


PC58 C0.1u25X50402-HF








PEX_VDD




1V8_AON




EDP-Peak 60.4A
EDP-Con 30A

DGPU POWER NVVDD

CONFIG A
VBoot: N17S-0.8V
Vmin:0.6V / Vmax:1.2V



CONFIG	R1	R2	R3	R4	R5	C
N17S-G1	6.19KR1%	20.5KR1%	4.32KR1%	16.5KR1%	309R1%	4.7nF

[illegible]

190. Change R1A name to N1R7A for BOM. 20171127.
191. Change R1B name to N1R6B for BOM. 20171127.
192. Change R2B name to N1R7B for BOM. 20171127.
193. Change R2B name to N1R6B for BOM. 20171127.
194. Change R3A name to N1R7B for BOM. 20171127.
195. Change R3B name to N1R6B for BOM. 20171127.
190. Change R4A name to N1R7A for BOM. 20171127.
191. Change R4B name to N1R6B for BOM. 20171127.
192. Change R5A name to N1R7B for BOM. 20171127.
193. Change R5B name to N1R6B for BOM. 20171127.
194. Change R12A name to N1R7A for BOM. 20171127.
195. Change R12B name to N1R6B for BOM. 20171127.
196. Change R13A name to N1R7A for BOM. 20171127.
195. Change R13B name to N1R6B for BOM. 20171127.

234.Change NI6R13 P/N from R11-0913T12-W08 to R11-0683T12-W08 for Power. 20180109


Remover N16 BCM option #2018.09.20


以後注意 Option 的 Location 不要選會跟其他 Location 撞到的，因為程式不會分 A/B。

FBVDDQ POWER


FBVDDQ

Voltage = 1.35V
AVG Current = 10A
Peak Current = 13A








S4/S5




S3




S0




14B3 Power Delivery Chart



G3 to S0



S0 to G3




14B3 0A Change History

1. Page.31 Change Charge_LED9/BATLOW_LED9 pull up to +5VALM #2018.08.09
2. Page.12 Remove RHP_PON function, 14B3 did not support #2018.08.09
3. Page.12 Remove RUN_ON_C10 control, 14B3 did not support #2018.08.09
4. Page.18 Follow 16B1 to change control logic with RUN_ON #2018.08.09
5. Page.18 Change Intpin from ADDRES to POWER_LED9 #2018.08.09
6. Page.29 Follow 16B1 reserve I2C SMBus for TP #2018.08.10
7. Page.8 Follow 14B1 reserve R657 for CPU_DMA sku. #2018.08.10
8. Page.8 Follow 13B1 reserve MB_ID[0:1] #2018.08.10
9. Page.27/28 Follow 13B1 add short protection circuit on USB Type-C RX #2018.08.10
10. Page.45 Add +VCCST0 power combine with +VCC_ST0 (follow 13B1) #2018.08.10
11. Page.45 Reserve +VCCST0 power combine with +VCCSTT (follow 16B1) #2018.08.10
12. Page.45 Follow 13B1 reserve control signal RUN_ON for +VCCSTT #2018.08.10
13. Page.7 Add pull-up R5318 for PCIe_CLK_MLANK_RNGW #2018.08.13
14. Page.23 Add TPM page #2018.08.13
15. Page.18 Change DQPU_PWRGD to GPIO5D #2018.08.13
16. Page.18 KC recommend remove EX-XTAL #2018.08.13
17. Page.25 Change USB3.1 re-driver from 1002 to 1002A(Follow13B1) #2018.08.14
18. Page.18 Add USB_1002_EN on GPIO5E #2018.08.14
19. Page.17 DP139 VCC side add bulk cap by vendor suggest #2018.08.15
20. Page.3 Remove Pull-Down R5153, page.17 have reserve name pull-down #2018.08.15
21. Page.18 Add pull-up R102 for KMBUT8 (follow 13B1) #2018.08.15
22. Page.23 Add Pull-up Resistor for USB_1002_EN by KC suggestion #2018.08.15
23. Page.7 Follow VDDP12941 reserve capacitor to GND for DMI issue #2018.08.15
24. Page.9 Follow 14B1 change HDA R/C value for SA #2018.08.15
25. Page.18 Remove PCH_PWROK pull-down resistor, page.8 have pull-down 10kOhm #2018.08.15
26. Page.19 Add DR402 for SATA M.2 #2018.08.15
27. Page.20 Add AC coupling capacitor for PCIe GEN2 #2018.08.15
28. Page.44-52 Combine power change for improve power loadline #2018.08.16
29. Page.23 Add resistor 0ohm and place on T-routing via side #2018.08.20
30. Page.23 Reserve capacitance and place on TPM side for SA issue #2018.08.20
31. Page.6 Follow 14B1 to change location for placement #2018.08.22
32. Page.7 Follow PDS change BIAS 8 from 10M 84 to 10M 18 #2018.08.23
33. Page.12 Add Reserve Cap. refer to PDS 575412 Table 11-2 #2018.08.23
34. Page.8/9/11/20 Add CMV1 function by DW request #2018.08.24
~~35. Page.7 Remove +VCCST0 power combine with +VCCSTT #2018.08.24~~
35. Combine layout team re-name location on CPU side #2018.08.28
36. Page.20 Change R5344 from 0805 to 1206 for CMV1 GEN2 (2A) #2018.08.28
37. Page.08 Follow MDM Table 5-1 change R7042 & R7034 from 75 to 33ohm #2018.08.29
38. Page.20 Follow PDS add 10uF*0.1uF*0.01uF #2018.08.30
39. Page.33 Not Staff R5040 & staff R5039 by NV comment #2018.08.30
40. Page.33 Change to VDD_AUX by NV comment #2018.08.30
41. Page.42 Add 22u for VRAM by NV comment #2018.08.30
42. Remove R16 co-design portion #2018.08.30
43. Page.20 Change R5344 connect to +V3_MLANK #2018.09.03
44. Page.18 Follow 13B1 & 16B1 add buffer IC on VR_READY #2018.09.03
~~45. Page.31 Change R5344 for disconnect GND_SENSE from +VDDQ_GND_SENSE_GPU by NV suggestion #2018.09.04~~
~~46. Page.31 Change R5344 for disconnect GND_SENSE from +VDDQ_GND_SENSE_GPU by NV suggestion #2018.09.04~~
47. Page.42/52 Add FBVDDQ_SENSE_GPU by NV suggestion #2018.09.04
48. Page.10 Change USB3.1 port1/2/3/4 order for layout #2018.09.04
49. Page.46 Follow 13B1 add 53 8 for NV comment timing TPTC18 #2018.09.05
50. Page.46 Reserve Cap for PM_83_CTRL time delay after RUND #2018.09.05
51. Page.27 Delete RSD18 and change USB3_RXN_TTPC1_C/USB3_RXP_TTPC1_C link RSD16 for Layout. #2018.09.05
52. Page.28 Delete RSD10 and change USB3_RXN_TTPC1_C/USB3_RXP_TTPC1_C link RSD28 for Layout. #2018.09.05
53. Page.28 Delete RSD11 and change USB3_RXN_TTPC4_C/USB3_RXP_TTPC4_C link RSD28 for Layout. #2018.09.05
54. Page.28 Swap USB3_RXP_TTPC3_C/USB3_RXN_TTPC3_C by layout request #2018.09.05
55. Page.28 Swap USB3_RXP_TTPC4_C/USB3_RXN_TTPC4_C by layout request #2018.09.05
56. Page.32 Delete UMEL for thermal solution change #2018.09.06
57. Page.42 Disconnect VDDQ_SENSE_GND_SENSE link to VDD_SENSE/GND_SENSE by NV suggestion #2018.09.07
58. Page.14 Follow PDS Table11-4, add decoupling 1uF G01 for PCH power rail #2018.09.07
59. Page.52 Add 0R for cut FBVDDQ & FBVDDQ_SENSE_GPU by Power RD suggestion #2018.09.11
60. Page.38 Set NV_Strap 0x4 as default for Hynix H5OCHH24A3R-R2C #2018.09.12
61. layout Re-name by layout request #2018.09.13
62. Change R0402 PCB footprint to MDM type : KC14,R454,R201,R197,R192,R311,R463,PR30,R438,R305,R437
63. Page.7 Follow 16B1 0R add discharge circuit on RST_RTC & RTC_RST #2018.09.13
64. Page.21 Add JWC5 by vendor suggestion #2018.09.13
65. Page.49 Change PR67 form 3.65k to 1.82k and add PR198 by power RD request #2018.09.14
66. Page.49 Change PR19 form 3.65k to 1.82k and add PR199 by power RD request #2018.09.14
67. Page.48 Change PDS form 132-958572C-111 to 132-958572C-111 by power RD request #2018.09.14
68. Page.48 Change PR59 form R11-2151712-W08 to R11-0222712-W08 by power RD request #2018.09.14
69. Page.48 Change PR187 form R11-0104722-W08 to R11-0519712-W08 by power RD request #2018.09.14
70. Page.48 Change PR58 form R11-0307712-W08 to R11-0222712-W08 by power RD request #2018.09.14
71. Page.48 Change PR179 form R11-2551712-W08 to R11-0392712-W08 by power RD request #2018.09.14
72. Page.48 Change PR41 form R11-2941712-W08 to R11-2551712-W08 by power RD request #2018.09.14
73. Page.48 Change PR36 form R11-0307712-W08 to R11-2551712-W08 by power RD request #2018.09.14
74. Page.48 Change PR52 form R11-0561712-W08 to R11-4870722-W08 by power RD request #2018.09.14
75. Page.48 Change PR173 form R11-9532712-W08 to R11-9592712-W08 by power RD request #2018.09.14
76. Page.48 Change PR172 form R11-0147212-W08 to R11-0149712-W08 by power RD request #2018.09.14
77. Page.48 Change PR53 form R11-9762712-W08 to R11-4322712-W08 by power RD request #2018.09.14
78. Page.48 Change PC76 form C11-1522832-M09 to C11-8212012-M09 by power RD request #2018.09.14
79. Page.48 Change PC61 form C11-1547412-M09 to C11-1042012-M09 by power RD request #2018.09.14
80. Page.48 Change PC73 form C11-4712612-M09 to C11-1337512-M09 by power RD request #2018.09.14
81. Page.48 Change PC77 form C11-1021812-M09 to C11-8212012-M09 by power RD request #2018.09.14
82. Page.50 Unstuff PR68 by power RD suggestion #2018.09.14
83. Page.25 Change USB3.1 Redriver to initial RQ/VDD setting by vendor suggestion #2018.09.14
84. Page.32 Reserve +VDDUS 0402 0.1u cap *1 to GND by DMI request #2018.09.17
85. Page.32 Reserve +3VREN 0402 0.1u cap *1 to GND by DMI request #2018.09.17
86. Page.51 PR80 change to 10k Ohm by Power RD request #2018.09.17
87. Page.51 Unstuffed PC127 by Power RD request #2018.09.17
88. Page.51 Unstuffed PC120 by Power RD request #2018.09.17
89. Page.51 Reserve PR200 pull-up to +1.8VDDUS by Power RD request #2018.09.17
90. Page.46 Change PC169, PC179, PC184 from 150uF to 150uF(C11-1510612-S03) by power RD request #2018.09.17
91. Page.32 Change CPU & GPU stand off to 16B1 type by ME request #2018.09.18
92. Page.51 Remove N16 BOM option #2018.09.20
93. Page.46/49 Change C218, PC211 & PC212 to C11-2232032-W08 #2018.09.20
94. Change PC11, PC12, PC20, PC160, PC178, PC190, PC191, PC192 to C11-1067614-W08 #2018.09.20
95. Page.38 Change Y2 to D04-1107400-P07 because main source was phase out #2018.09.20
96. Page.24 U9 change USB to USB_IPDD_RM for IPDD charger by KC request #2018.09.21
97. Page.20 Staff R320 for PCIe module #2018.09.27
98. Page.20 Stuff U36 and unstuff R313 for PCIe module #2018.09.27
100. Page29, Stuff R503 & R505, unstuffed R502 & R504 to change TP protocol from I2C to SMBUS by vendor request #2018.10.01

14B3 0B Change History

- 0B.1. Page.25 Change R443 & R212 from 20k Ohm to 1k Ohm by vendor suggestion #2018.11.02
0B.2. Page.45 Add L_ZVDIML_PWRGD & R513 to control VCCST enable for satisfy CPM03 & CPM05. #2018.11.02
0B.3. Page.48 PR52 Change to 549 Ohm, R11-5490712-W08 by power RD request #2018.11.02
0B.4. Page.48 PR53 change to 37.4kOhm, R11-3742712-W08 by power RD request #2018.11.02
0B.5. Page.07 Remove R208 ROM socket & place R208 ROM R11-2512803-W03 #2018.11.09
0B.6. Page.47 Change PR56 form 0 Ohm to 1k Ohm (R11-0102712-W08) for ALC298 power on sequence #2018.11.09
0B.7. Page.47 Stuffed & change PC123 to 0.01uF (C11-1032082-M09) for ALC298 power on sequence #2018.11.09
0B.8. Page.13 Change C48 & C49 from 5010 to 5020 #2018.11.09
0B.9. Page.09 Change R195 form 22R to 10R (R11-0100712-W08) and unstuff KC14 for SA #2018.11.09
0B.10. Page.25 Stuffed R146 & change R443 to 20kR for SA #2018.11.09
0B.11. Page.25 Stuffed R220 & change R212 to 20kR for SA #2018.11.09
0B.12. Page.07 Change C580 & C584 from 4.7uF to 3.3uF(C11-39A1822-W08) by Vendor matching report #2018.11.12
0B.13. Page.32 Add Gasket MY222 (EZY-2027311-CA7) by DMI request #2018.11.13
0B.14. Page.13 Change GPU P/N to PS sample (0B1-14B3003-W08) by DW request #2018.11.13
0B.15. Page.24 Add Ipad charger BOM control table for OEM & ODM #2018.11.13
0B.16. Page.23 Add TPM BOM control table for OEM & ODM #2018.11.13
0B.17. Page.32 Unstuffed Nylar for ETV by DW request #2018.11.13
0B.18. Page.32 Change PCB P/N to PDC0-14B3108-H73 #2018.11.13

 MICRO-STAR INT'L CO.,LTD.			
Title History			
Size	Document Number	Rev	
Customer	MS-14B3	0A	
Date:	Friday, November 16, 2018	Sheet	57 of 57